1 BCM datasheet errata. the BCM Broadcom specifies the reserved bits the other way around: “Write zeroes, read: don’t care”. Read about ‘Broadcom: Datasheet for BCM ARM Peripherals’ on element14 .com. Broadcom: Datasheet for BCM ARM Peripherals. If you have been following Raspberry Pi project, you may have noticed the dearth of documentation related to Broadcom processors.
|Published (Last):||21 April 2006|
|PDF File Size:||8.6 Mb|
|ePub File Size:||14.47 Mb|
|Price:||Free* [*Free Regsitration Required]|
A detailed analysis of this bug can be found at http: Therefore, the aim of this small test application project is to:. Some of the tables from the datasheet have been reproduced here. The Peek register is documented here as being at 0x7ec, whereas the table on page 8 shows 0x7e Introduction This test application is intended to present a simple to understand user space test application that can be used to control the output of the Raspberry PI I2S bus.
If you expand the hardware the hardware may be enhanced and do “different things” if you write ones to the previously “reserved” bits.
However, bits 7 and 9 does not match the original datasheet, nor my guess The “description” is then SPI Not as “half the maximum”. This is from Geert Van Loos at the page below:.
BCM datasheet errata –
The quality of the datasheet is high. The partial datasheet was published here: If 1 the receiver shift register is NOT cleared. You must write the MS 8 bits as 0x5A. The mashing dividers are build such that clock artifacts should be pushed out of the audio frequency domain. Under rare situations this may result in “lost” clocks while MOSI still shifts out the data!
This bit would be useful if it signified more than half full. Allusions to the APB clock domain are made. If you follow the datasheet, and write zeroes as specified to the reserved bits, the hardware guys can make sure you’re not going to run into surprises.
This is not true. UART 1 should be: Possibly the “choice” hasn’t been specified. Instead of “when all register contents is lost. Broadcom specifies the reserved bits the other way around: Or the hardware does what I expect: The hardware was changed detecting “half full” was difficult?
Navigation menu Personal tools Log in Request account. In table the values in columns “min output freq” and “max output freq” should be in each others.
I assume you want the cleanest clock source which is the XTAL The register reads as 0x after reset. This had lead to a confusing picture.
Raspberry Pi Releases BCM2835 Datasheet for ARM Peripherals
And by specifying “read: Thus new data is concatenated to old data. There is a bug in the I2C master that it does not support clock stretching at arbitrary points. They should both read “If this bit cleared no new symbols will be How do these combine???
This is the correct way to do it. This shows a bit pattern of as alternative function 3.